Running: ./testmodel.py --libraries=/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/./OMCompiler/build/lib/omlibrary/ --ompython_omhome=/usr Modelica_3.2.2_Modelica.Electrical.Digital.Examples.DFFREGSRL.conf.json
Using package ModelicaServices with version 3.2.2 (/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/OMCompiler/build/lib/omlibrary/ModelicaServices 3.2.2/package.mo)
Using package Complex with version 3.2.2 (/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/OMCompiler/build/lib/omlibrary/Complex 3.2.2.mo)
Using package Modelica with version 3.2.2 (/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/OMCompiler/build/lib/omlibrary/Modelica 3.2.2/package.mo)
Running command: translateModel(Modelica.Electrical.Digital.Examples.DFFREGSRL,tolerance=1e-06,outputFormat="mat",numberOfIntervals=5000,variableFilter="time|dFFREGSRL.dataOut.1.|dFFREGSRL.dataOut.2.",fileNamePrefix="Modelica_3.2.2_Modelica.Electrical.Digital.Examples.DFFREGSRL")
Notification: Performance of loadModel(Modelica): time 1.989/1.989, allocations: 194.9 MB / 211.7 MB, free: 3.008 MB / 170.7 MB
Notification: Performance of FrontEnd - loaded program: time 0.0003804/0.0003807, allocations: 12 kB / 264.6 MB, free: 12.95 MB / 218.7 MB
Notification: Performance of FrontEnd - Absyn->SCode: time 0.09004/0.09046, allocations: 44.51 MB / 309.1 MB, free: 376 kB / 250.7 MB
Notification: Performance of NFInst.instantiate(Modelica.Electrical.Digital.Examples.DFFREGSRL): time 0.002437/0.09295, allocations: 1.454 MB / 310.5 MB, free: 14.9 MB / 266.7 MB
Notification: Performance of NFInst.instExpressions: time 0.003256/0.09624, allocations: 1.019 MB / 311.5 MB, free: 13.88 MB / 266.7 MB
Notification: Performance of NFInst.updateImplicitVariability: time 0.000109/0.0964, allocations: 0 / 311.5 MB, free: 13.88 MB / 266.7 MB
Notification: Performance of NFTyping.typeComponents: time 0.0001518/0.09656, allocations: 23.84 kB / 311.6 MB, free: 13.85 MB / 266.7 MB
Notification: Performance of NFTyping.typeBindings: time 0.0003708/0.09695, allocations: 175.6 kB / 311.7 MB, free: 13.68 MB / 266.7 MB
Notification: Performance of NFTyping.typeClassSections: time 0.0004177/0.09738, allocations: 99.8 kB / 311.8 MB, free: 13.58 MB / 266.7 MB
Notification: Performance of NFFlatten.flatten: time 0.0005178/0.09791, allocations: 299.5 kB / 312.1 MB, free: 13.29 MB / 266.7 MB
Notification: Performance of NFFlatten.resolveConnections: time 0.0002542/0.09818, allocations: 84.84 kB / 312.2 MB, free: 13.2 MB / 266.7 MB
Notification: Performance of NFEvalConstants.evaluate: time 0.001367/0.09957, allocations: 0.8267 MB / 313 MB, free: 12.38 MB / 266.7 MB
Notification: Performance of NFSimplifyModel.simplify: time 0.000361/0.09995, allocations: 219.5 kB / 313.2 MB, free: 12.16 MB / 266.7 MB
Notification: Performance of NFPackage.collectConstants: time 0.0001443/0.1001, allocations: 12 kB / 313.3 MB, free: 12.15 MB / 266.7 MB
Notification: Performance of NFFlatten.collectFunctions: time 0.0001371/0.1003, allocations: 11.94 kB / 313.3 MB, free: 12.14 MB / 266.7 MB
Notification: Performance of NFScalarize.scalarize: time 0.0002919/0.1006, allocations: 247.2 kB / 313.5 MB, free: 11.89 MB / 266.7 MB
Notification: Performance of NFVerifyModel.verify: time 0.0002597/0.1008, allocations: 209.1 kB / 313.7 MB, free: 11.68 MB / 266.7 MB
Notification: Performance of NFConvertDAE.convert: time 0.001522/0.1024, allocations: 1.185 MB / 314.9 MB, free: 10.5 MB / 266.7 MB
Notification: Performance of FrontEnd - DAE generated: time 3.757e-06/0.1024, allocations: 0 / 314.9 MB, free: 10.5 MB / 266.7 MB
Notification: Performance of FrontEnd: time 4.058e-06/0.1024, allocations: 7.984 kB / 314.9 MB, free: 10.49 MB / 266.7 MB
Notification: Performance of Transformations before backend: time 1.287e-05/0.1024, allocations: 0 / 314.9 MB, free: 10.49 MB / 266.7 MB
Notification: Model statistics after passing the front-end and creating the data structures used by the back-end:
 * Number of equations: 43
 * Number of variables: 43
Notification: Performance of Generate backend data structure: time 0.002303/0.1047, allocations: 1.477 MB / 316.4 MB, free: 8.906 MB / 266.7 MB
Notification: Performance of prepare preOptimizeDAE: time 4.791e-05/0.1048, allocations: 12.03 kB / 316.4 MB, free: 8.895 MB / 266.7 MB
Notification: Performance of preOpt normalInlineFunction (simulation): time 0.0002895/0.1051, allocations: 130.5 kB / 316.5 MB, free: 8.766 MB / 266.7 MB
Notification: Performance of preOpt evaluateParameters (simulation): time 0.0009724/0.1061, allocations: 0.5088 MB / 317 MB, free: 8.207 MB / 266.7 MB
Notification: Performance of preOpt simplifyIfEquations (simulation): time 7.21e-05/0.1062, allocations: 27.98 kB / 317.1 MB, free: 8.18 MB / 266.7 MB
Notification: Performance of preOpt expandDerOperator (simulation): time 0.0001298/0.1063, allocations: 28 kB / 317.1 MB, free: 8.152 MB / 266.7 MB
Notification: Performance of preOpt clockPartitioning (simulation): time 0.001698/0.108, allocations: 0.6182 MB / 317.7 MB, free: 7.527 MB / 266.7 MB
Notification: Performance of preOpt findStateOrder (simulation): time 1.396e-05/0.1081, allocations: 0 / 317.7 MB, free: 7.527 MB / 266.7 MB
Notification: Performance of preOpt replaceEdgeChange (simulation): time 0.0001108/0.1082, allocations: 31.89 kB / 317.7 MB, free: 7.496 MB / 266.7 MB
Notification: Performance of preOpt inlineArrayEqn (simulation): time 1.076e-05/0.1082, allocations: 0 / 317.7 MB, free: 7.496 MB / 266.7 MB
Notification: Performance of preOpt removeEqualRHS (simulation): time 0.001198/0.1094, allocations: 463.7 kB / 318.2 MB, free: 7.043 MB / 266.7 MB
Notification: Performance of preOpt removeSimpleEquations (simulation): time 0.002502/0.1119, allocations: 1.092 MB / 319.3 MB, free: 5.895 MB / 266.7 MB
Notification: Performance of preOpt comSubExp (simulation): time 0.001573/0.1136, allocations: 0.6936 MB / 320 MB, free: 5.191 MB / 266.7 MB
Notification: Performance of preOpt evalFunc (simulation): time 1.724e-05/0.1136, allocations: 7.984 kB / 320 MB, free: 5.184 MB / 266.7 MB
Notification: Performance of preOpt encapsulateWhenConditions (simulation): time 0.001678/0.1153, allocations: 0.7632 MB / 320.7 MB, free: 4.383 MB / 266.7 MB
Notification: Performance of pre-optimization done (n=36): time 4.489e-06/0.1153, allocations: 0 / 320.7 MB, free: 4.383 MB / 266.7 MB
Notification: Performance of matching and sorting (n=36): time 0.004829/0.1202, allocations: 2.13 MB / 322.9 MB, free: 2.141 MB / 266.7 MB
Notification: Performance of inlineWhenForInitialization (initialization): time 0.00028/0.1205, allocations: 333 kB / 323.2 MB, free: 1.754 MB / 266.7 MB
Notification: Performance of selectInitializationVariablesDAE (initialization): time 0.004281/0.1248, allocations: 1.825 MB / 325 MB, free: 15.91 MB / 282.7 MB
Notification: Performance of collectPreVariables (initialization): time 0.0002197/0.1251, allocations: 41.7 kB / 325.1 MB, free: 15.86 MB / 282.7 MB
Notification: Performance of collectInitialEqns (initialization): time 0.0003964/0.1255, allocations: 242.3 kB / 325.3 MB, free: 15.62 MB / 282.7 MB
Notification: Performance of collectInitialBindings (initialization): time 0.0002015/0.1257, allocations: 91.08 kB / 325.4 MB, free: 15.53 MB / 282.7 MB
Notification: Performance of simplifyInitialFunctions (initialization): time 8.533e-05/0.1258, allocations: 12 kB / 325.4 MB, free: 15.52 MB / 282.7 MB
Notification: Performance of setup shared object (initialization): time 0.0002417/0.126, allocations: 378.7 kB / 325.8 MB, free: 15.14 MB / 282.7 MB
Notification: Performance of preBalanceInitialSystem (initialization): time 0.001155/0.1272, allocations: 451.9 kB / 326.2 MB, free: 14.7 MB / 282.7 MB
Notification: Performance of partitionIndependentBlocks (initialization): time 0.001196/0.1284, allocations: 478.7 kB / 326.7 MB, free: 14.22 MB / 282.7 MB
Notification: Performance of analyzeInitialSystem (initialization): time 0.00109/0.1295, allocations: 0.5872 MB / 327.3 MB, free: 13.59 MB / 282.7 MB
Notification: Performance of solveInitialSystemEqSystem (initialization): time 7.584e-06/0.1296, allocations: 7.953 kB / 327.3 MB, free: 13.58 MB / 282.7 MB
Notification: Performance of matching and sorting (n=43) (initialization): time 0.003208/0.1328, allocations: 1.365 MB / 328.6 MB, free: 12.16 MB / 282.7 MB
Notification: Performance of prepare postOptimizeDAE: time 0.0003111/0.1331, allocations: 285.5 kB / 328.9 MB, free: 11.83 MB / 282.7 MB
Notification: Performance of postOpt simplifyComplexFunction (initialization): time 9.027e-06/0.1332, allocations: 4 kB / 328.9 MB, free: 11.82 MB / 282.7 MB
Notification: Performance of postOpt tearingSystem (initialization): time 2.12e-05/0.1332, allocations: 3.984 kB / 328.9 MB, free: 11.82 MB / 282.7 MB
Notification: Performance of postOpt solveSimpleEquations (initialization): time 4.112e-05/0.1332, allocations: 7.938 kB / 328.9 MB, free: 11.81 MB / 282.7 MB
Notification: Performance of postOpt calculateStrongComponentJacobians (initialization): time 1.204e-05/0.1333, allocations: 0 / 328.9 MB, free: 11.81 MB / 282.7 MB
Notification: Performance of postOpt simplifyAllExpressions (initialization): time 0.0006529/0.1339, allocations: 43.94 kB / 329 MB, free: 11.77 MB / 282.7 MB
Notification: Performance of postOpt collapseArrayExpressions (initialization): time 0.0002373/0.1342, allocations: 135.9 kB / 329.1 MB, free: 11.64 MB / 282.7 MB
Notification: Model statistics after passing the back-end for initialization:
 * Number of independent subsystems: 3
 * Number of states: 0 ()
 * Number of discrete variables: 43 ($PRE.dFFREGSRL.delay.inertialDelaySensitive[2].y,$PRE.dFFREGSRL.delay.inertialDelaySensitive[1].y,$whenCondition1,$whenCondition2,$whenCondition3,$whenCondition4,clock.y,data_0.y,reset.y,data_1.y,set.y,$PRE.dFFREGSRL.delay.inertialDelaySensitive[1].x,dFFREGSRL.delay.inertialDelaySensitive[1].x,dFFREGSRL.delay.inertialDelaySensitive[1].y,dFFREGSRL.delay.inertialDelaySensitive[1].delayTime,dFFREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dFFREGSRL.delay.inertialDelaySensitive[1].y_old,dFFREGSRL.delay.inertialDelaySensitive[1].lh,dFFREGSRL.delay.inertialDelaySensitive[1].t_next,$PRE.dFFREGSRL.delay.inertialDelaySensitive[2].x,dFFREGSRL.delay.inertialDelaySensitive[2].x,dFFREGSRL.delay.inertialDelaySensitive[2].y,dFFREGSRL.delay.inertialDelaySensitive[2].delayTime,dFFREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dFFREGSRL.delay.inertialDelaySensitive[2].y_old,dFFREGSRL.delay.inertialDelaySensitive[2].lh,dFFREGSRL.delay.inertialDelaySensitive[2].t_next,$PRE.dFFREGSRL.dFFSR.set,dFFREGSRL.dFFSR.set,$PRE.dFFREGSRL.dFFSR.reset,dFFREGSRL.dFFSR.reset,$PRE.dFFREGSRL.dFFSR.clock,dFFREGSRL.dFFSR.clock,dFFREGSRL.dFFSR.dataIn[1],dFFREGSRL.dFFSR.dataIn[2],dFFREGSRL.dFFSR.dataOut[1],dFFREGSRL.dFFSR.dataOut[2],dFFREGSRL.dFFSR.clock_flag,dFFREGSRL.dFFSR.reset_set_flag,dFFREGSRL.dFFSR.nextstate[1],dFFREGSRL.dFFSR.nextstate[2],dFFREGSRL.dFFSR.next_assign_val[1],dFFREGSRL.dFFSR.next_assign_val[2])
 * Number of discrete states: 0 ()
 * Number of clocked states: 0 ()
 * Top-level inputs: 0
Notification: Strong component statistics for initialization (22):
 * Single equations (assignments): 14
 * Array equations: 0
 * Algorithm blocks: 8
 * Record equations: 0
 * When equations: 0
 * If-equations: 0
 * Equation systems (linear and non-linear blocks): 0
 * Torn equation systems: 0
 * Mixed (continuous/discrete) equation systems: 0
Notification: Performance of prepare postOptimizeDAE: time 0.00192/0.1361, allocations: 0.9985 MB / 330.1 MB, free: 10.58 MB / 282.7 MB
Notification: Performance of postOpt lateInlineFunction (simulation): time 0.0002892/0.1364, allocations: 130.5 kB / 330.2 MB, free: 10.45 MB / 282.7 MB
Notification: Performance of postOpt wrapFunctionCalls (simulation): time 0.0006343/0.1371, allocations: 251.6 kB / 330.5 MB, free: 10.2 MB / 282.7 MB
Notification: Performance of postOpt simplifysemiLinear (simulation): time 1.048e-05/0.1371, allocations: 4 kB / 330.5 MB, free: 10.2 MB / 282.7 MB
Notification: Performance of postOpt simplifyComplexFunction (simulation): time 3.346e-06/0.1371, allocations: 3.938 kB / 330.5 MB, free: 10.2 MB / 282.7 MB
Notification: Performance of postOpt removeConstants (simulation): time 0.001766/0.1389, allocations: 0.6747 MB / 331.2 MB, free: 9.5 MB / 282.7 MB
Notification: Performance of postOpt simplifyTimeIndepFuncCalls (simulation): time 0.0003496/0.1393, allocations: 67.95 kB / 331.2 MB, free: 9.434 MB / 282.7 MB
Notification: Performance of postOpt simplifyAllExpressions (simulation): time 0.0005768/0.1398, allocations: 39.88 kB / 331.3 MB, free: 9.395 MB / 282.7 MB
Notification: Performance of postOpt findZeroCrossings (simulation): time 0.0009414/0.1408, allocations: 355.6 kB / 331.6 MB, free: 9.047 MB / 282.7 MB
Notification: Performance of postOpt createDAEmodeBDAE (simulation): time 0.003904/0.1447, allocations: 2.02 MB / 333.6 MB, free: 6.871 MB / 282.7 MB
Notification: Performance of postOpt detectDAEmodeSparsePattern (simulation): time 0.003959/0.1487, allocations: 1.742 MB / 335.4 MB, free: 5.059 MB / 282.7 MB
Notification: Performance of postOpt setEvaluationStage (simulation): time 0.001942/0.1507, allocations: 0.8903 MB / 336.3 MB, free: 4.168 MB / 282.7 MB
Notification: Performance of sorting global known variables: time 0.003124/0.1539, allocations: 1.333 MB / 337.6 MB, free: 2.832 MB / 282.7 MB
Notification: Performance of Backend: time 1.092e-06/0.1539, allocations: 0 / 337.6 MB, free: 2.832 MB / 282.7 MB
Notification: Performance of simCode: created initialization part: time 0.002818/0.1567, allocations: 1.54 MB / 339.1 MB, free: 1.184 MB / 282.7 MB
Notification: Performance of SimCode: time 0.006875/0.1636, allocations: 3.567 MB / 342.7 MB, free: 13.47 MB / 298.7 MB
Notification: Performance of Templates: time 0.03264/0.1963, allocations: 14.62 MB / 357.3 MB, free: 14.46 MB / 314.7 MB
""

Variables in the reference:time,dFFREGSRL.dataOut[1],dFFREGSRL.dataOut[2]

Variables in the result:clock.n,clock.t[1],clock.t[2],clock.t[3],clock.x[1],clock.x[2],clock.x[3],clock.y0,dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dFFREGSRL.dFFSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dFFREGSRL.dFFSR.n,dFFREGSRL.dFFSR.strength,dFFREGSRL.dataOut[1],dFFREGSRL.dataOut[2],dFFREGSRL.delay.inertialDelaySensitive[1].tHL,dFFREGSRL.delay.inertialDelaySensitive[1].tLH,dFFREGSRL.delay.inertialDelaySensitive[1].y,dFFREGSRL.delay.inertialDelaySensitive[1].y0,dFFREGSRL.delay.inertialDelaySensitive[2].tHL,dFFREGSRL.delay.inertialDelaySensitive[2].tLH,dFFREGSRL.delay.inertialDelaySensitive[2].y,dFFREGSRL.delay.inertialDelaySensitive[2].y0,dFFREGSRL.delay.n,dFFREGSRL.delay.tHL,dFFREGSRL.delay.tLH,dFFREGSRL.n,dFFREGSRL.strength,dFFREGSRL.tHL,dFFREGSRL.tLH,data_0.n,data_0.t[1],data_0.x[1],data_0.y0,data_1.n,data_1.t[1],data_1.x[1],data_1.y0,reset.n,reset.t[1],reset.t[2],reset.t[3],reset.x[1],reset.x[2],reset.x[3],reset.y0,set.n,set.t[1],set.t[2],set.t[3],set.x[1],set.x[2],set.x[3],set.y0,time