Running command: "" <> buildModelFMU(Modelica.Electrical.Digital.Examples.DLATREGSRL,fileNamePrefix="Modelica_3_2_2_cs_Modelica_Electrical_Digital_Examples_DLATREGSRL",fmuType="cs",version="2.0",platforms={"dynamic"})
Notification: Performance of loadModel(Modelica): time 2.561/2.561, allocations: 195 MB / 202.9 MB, free: 6.73 MB / 170.7 MB
Notification: Performance of FrontEnd - loaded program: time 2.869e-05/2.873e-05, allocations: 4.375 kB / 249.7 MB, free: 5.281 MB / 202.7 MB
Notification: Performance of FrontEnd - Absyn->SCode: time 0.113/0.113, allocations: 44.51 MB / 294.3 MB, free: 10.65 MB / 250.7 MB
Notification: Performance of FrontEnd - scodeFlatten: time 0.5519/0.665, allocations: 77.4 MB / 371.7 MB, free: 7.191 MB / 298.7 MB
Notification: Performance of FrontEnd - mkProgramGraph: time 0.0002668/0.6653, allocations: 67.55 kB / 371.7 MB, free: 7.191 MB / 298.7 MB
Notification: Performance of FrontEnd - DAE generated: time 0.1467/0.812, allocations: 38.51 MB / 410.2 MB, free: 9.113 MB / 314.7 MB
Notification: Performance of FrontEnd: time 2.975e-06/0.8121, allocations: 0 / 410.2 MB, free: 9.113 MB / 314.7 MB
Notification: Performance of Transformations before backend: time 7.349e-05/0.8122, allocations: 19.94 kB / 410.3 MB, free: 9.094 MB / 314.7 MB
Notification: Model statistics after passing the front-end and creating the data structures used by the back-end:
 * Number of equations: 43
 * Number of variables: 43
Notification: Performance of Generate backend data structure: time 0.002779/0.815, allocations: 1.327 MB / 411.6 MB, free: 7.746 MB / 314.7 MB
Notification: Performance of prepare preOptimizeDAE: time 7.03e-05/0.8151, allocations: 8.031 kB / 411.6 MB, free: 7.738 MB / 314.7 MB
Notification: Performance of preOpt introduceOutputAliases (simulation): time 0.0002579/0.8154, allocations: 57.78 kB / 411.6 MB, free: 7.68 MB / 314.7 MB
Notification: Performance of preOpt normalInlineFunction (simulation): time 0.0004026/0.8158, allocations: 134.4 kB / 411.8 MB, free: 7.547 MB / 314.7 MB
Notification: Performance of preOpt evaluateParameters (simulation): time 0.001454/0.8172, allocations: 0.5118 MB / 412.3 MB, free: 7.051 MB / 314.7 MB
Notification: Performance of preOpt simplifyIfEquations (simulation): time 7.683e-05/0.8173, allocations: 19.75 kB / 412.3 MB, free: 7.035 MB / 314.7 MB
Notification: Performance of preOpt expandDerOperator (simulation): time 0.0001707/0.8175, allocations: 27.98 kB / 412.3 MB, free: 7.008 MB / 314.7 MB
Notification: Performance of preOpt removeEqualFunctionCalls (simulation): time 0.00136/0.8189, allocations: 447.2 kB / 412.8 MB, free: 6.711 MB / 314.7 MB
Notification: Performance of preOpt clockPartitioning (simulation): time 0.001827/0.8208, allocations: 0.5905 MB / 413.4 MB, free: 6.258 MB / 314.7 MB
Notification: Performance of preOpt findStateOrder (simulation): time 2.177e-05/0.8208, allocations: 3.938 kB / 413.4 MB, free: 6.254 MB / 314.7 MB
Notification: Performance of preOpt replaceEdgeChange (simulation): time 0.0001245/0.821, allocations: 15.92 kB / 413.4 MB, free: 6.242 MB / 314.7 MB
Notification: Performance of preOpt inlineArrayEqn (simulation): time 1.362e-05/0.821, allocations: 4 kB / 413.4 MB, free: 6.238 MB / 314.7 MB
Notification: Performance of preOpt removeSimpleEquations (simulation): time 0.003707/0.8247, allocations: 1.124 MB / 414.5 MB, free: 5.324 MB / 314.7 MB
Notification: Performance of preOpt comSubExp (simulation): time 0.001738/0.8265, allocations: 0.6749 MB / 415.2 MB, free: 4.941 MB / 314.7 MB
Notification: Performance of preOpt resolveLoops (simulation): time 0.001598/0.8282, allocations: 0.6614 MB / 415.8 MB, free: 4.578 MB / 314.7 MB
Notification: Performance of preOpt evalFunc (simulation): time 2.059e-05/0.8282, allocations: 0 / 415.8 MB, free: 4.578 MB / 314.7 MB
Notification: Performance of preOpt encapsulateWhenConditions (simulation): time 0.001886/0.8301, allocations: 0.7448 MB / 416.6 MB, free: 3.945 MB / 314.7 MB
Notification: Performance of pre-optimization done (n=33): time 9.478e-06/0.8302, allocations: 112 / 416.6 MB, free: 3.945 MB / 314.7 MB
Notification: Performance of matching and sorting (n=33): time 0.003493/0.8337, allocations: 1.101 MB / 417.7 MB, free: 3.09 MB / 314.7 MB
Notification: Performance of inlineWhenForInitialization (initialization): time 0.0003511/0.8341, allocations: 331.3 kB / 418 MB, free: 2.727 MB / 314.7 MB
Notification: Performance of selectInitializationVariablesDAE (initialization): time 0.004647/0.8387, allocations: 1.554 MB / 419.6 MB, free: 1.316 MB / 314.7 MB
Notification: Performance of collectPreVariables (initialization): time 0.000309/0.8391, allocations: 41.7 kB / 419.6 MB, free: 1.27 MB / 314.7 MB
Notification: Performance of collectInitialEqns (initialization): time 0.0005283/0.8396, allocations: 246.4 kB / 419.9 MB, free: 1.023 MB / 314.7 MB
Notification: Performance of collectInitialBindings (initialization): time 0.0002685/0.8399, allocations: 67.17 kB / 419.9 MB, free: 0.957 MB / 314.7 MB
Notification: Performance of simplifyInitialFunctions (initialization): time 0.0001095/0.8401, allocations: 16 kB / 419.9 MB, free: 0.9414 MB / 314.7 MB
Notification: Performance of setup shared object (initialization): time 0.0003185/0.8404, allocations: 382.7 kB / 420.3 MB, free: 0.5586 MB / 314.7 MB
Notification: Performance of preBalanceInitialSystem (initialization): time 0.001301/0.8417, allocations: 447.7 kB / 420.7 MB, free: 124 kB / 314.7 MB
Notification: Performance of partitionIndependentBlocks (initialization): time 0.001301/0.843, allocations: 439.8 kB / 421.2 MB, free: 15.69 MB / 330.7 MB
Notification: Performance of analyzeInitialSystem (initialization): time 0.0008372/0.8439, allocations: 291.4 kB / 421.5 MB, free: 15.41 MB / 330.7 MB
Notification: Performance of solveInitialSystemEqSystem (initialization): time 5.24e-06/0.8439, allocations: 0 / 421.5 MB, free: 15.41 MB / 330.7 MB
Notification: Performance of matching and sorting (n=37) (initialization): time 0.003321/0.8473, allocations: 1.027 MB / 422.5 MB, free: 14.37 MB / 330.7 MB
Notification: Performance of prepare postOptimizeDAE: time 0.000417/0.8477, allocations: 293.5 kB / 422.8 MB, free: 14.03 MB / 330.7 MB
Notification: Performance of postOpt simplifyComplexFunction (initialization): time 1.11e-05/0.8478, allocations: 0 / 422.8 MB, free: 14.03 MB / 330.7 MB
Notification: Performance of postOpt tearingSystem (initialization): time 2.313e-05/0.8478, allocations: 3.953 kB / 422.8 MB, free: 14.03 MB / 330.7 MB
Notification: Performance of postOpt solveSimpleEquations (initialization): time 3.951e-05/0.8479, allocations: 4 kB / 422.8 MB, free: 14.02 MB / 330.7 MB
Notification: Performance of postOpt calculateStrongComponentJacobians (initialization): time 1.172e-05/0.8479, allocations: 4 kB / 422.8 MB, free: 14.02 MB / 330.7 MB
Notification: Performance of postOpt simplifyAllExpressions (initialization): time 0.000874/0.8488, allocations: 51.75 kB / 422.8 MB, free: 13.97 MB / 330.7 MB
Notification: Performance of postOpt collapseArrayExpressions (initialization): time 0.0003274/0.8491, allocations: 124.2 kB / 423 MB, free: 13.85 MB / 330.7 MB
Notification: Model statistics after passing the back-end for initialization:
 * Number of independent subsystems: 1
 * Number of states: 0 ()
 * Number of discrete variables: 37 ($whenCondition1,$whenCondition2,$whenCondition3,$whenCondition4,enable.y,data_0.y,reset.y,data_1.y,set.y,$PRE.dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].x,$PRE.dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,$PRE.dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].x,$PRE.dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.dLATSR.dataIn[1],dLATREGSRL.dLATSR.dataIn[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.next_assign_val[2])
 * Number of discrete states: 0 ()
 * Top-level inputs: 0
Notification: Strong component statistics for initialization (16):
 * Single equations (assignments): 8
 * Array equations: 0
 * Algorithm blocks: 8
 * Record equations: 0
 * When equations: 0
 * If-equations: 0
 * Equation systems (linear and non-linear blocks): 0
 * Torn equation systems: 0
 * Mixed (continuous/discrete) equation systems: 0
Notification: Performance of prepare postOptimizeDAE: time 0.0008114/0.8499, allocations: 467 kB / 423.4 MB, free: 13.34 MB / 330.7 MB
Notification: Performance of postOpt lateInlineFunction (simulation): time 0.0003803/0.8503, allocations: 130.5 kB / 423.5 MB, free: 13.21 MB / 330.7 MB
Notification: Performance of postOpt wrapFunctionCalls (simulation): time 0.001/0.8514, allocations: 256.3 kB / 423.8 MB, free: 12.96 MB / 330.7 MB
Notification: Performance of postOpt inlineArrayEqn (simulation): time 9.057e-06/0.8514, allocations: 3.953 kB / 423.8 MB, free: 12.96 MB / 330.7 MB
Notification: Performance of postOpt constantLinearSystem (simulation): time 7.734e-06/0.8514, allocations: 0 / 423.8 MB, free: 12.96 MB / 330.7 MB
Notification: Performance of postOpt simplifysemiLinear (simulation): time 1.442e-05/0.8514, allocations: 7.984 kB / 423.8 MB, free: 12.95 MB / 330.7 MB
Notification: Performance of postOpt removeSimpleEquations (simulation): time 0.005779/0.8572, allocations: 2.001 MB / 425.8 MB, free: 10.9 MB / 330.7 MB
Notification: Performance of postOpt simplifyComplexFunction (simulation): time 5.129e-06/0.8573, allocations: 0 / 425.8 MB, free: 10.9 MB / 330.7 MB
Notification: Performance of postOpt solveSimpleEquations (simulation): time 2.324e-05/0.8573, allocations: 7.984 kB / 425.8 MB, free: 10.89 MB / 330.7 MB
Notification: Performance of postOpt tearingSystem (simulation): time 8.406e-06/0.8573, allocations: 0 / 425.8 MB, free: 10.89 MB / 330.7 MB
Notification: Performance of postOpt inputDerivativesUsed (simulation): time 0.0001535/0.8575, allocations: 35.98 kB / 425.8 MB, free: 10.86 MB / 330.7 MB
Notification: Performance of postOpt calculateStrongComponentJacobians (simulation): time 8.246e-06/0.8575, allocations: 3.953 kB / 425.9 MB, free: 10.86 MB / 330.7 MB
Notification: Performance of postOpt calculateStateSetsJacobians (simulation): time 8.055e-06/0.8575, allocations: 4 kB / 425.9 MB, free: 10.85 MB / 330.7 MB
Notification: Performance of postOpt symbolicJacobian (simulation): time 0.003724/0.8613, allocations: 1.281 MB / 427.1 MB, free: 9.555 MB / 330.7 MB
Notification: Performance of postOpt removeConstants (simulation): time 0.002348/0.8637, allocations: 0.6746 MB / 427.8 MB, free: 8.859 MB / 330.7 MB
Notification: Performance of postOpt simplifyTimeIndepFuncCalls (simulation): time 0.0003861/0.8641, allocations: 55.97 kB / 427.9 MB, free: 8.805 MB / 330.7 MB
Notification: Performance of postOpt simplifyAllExpressions (simulation): time 0.0008183/0.8649, allocations: 47.86 kB / 427.9 MB, free: 8.758 MB / 330.7 MB
Notification: Performance of postOpt findZeroCrossings (simulation): time 0.001278/0.8662, allocations: 375.6 kB / 428.3 MB, free: 8.391 MB / 330.7 MB
Notification: Performance of postOpt collapseArrayExpressions (simulation): time 0.0003322/0.8666, allocations: 132 kB / 428.4 MB, free: 8.262 MB / 330.7 MB
Notification: Performance of sorting global known variables: time 0.003777/0.8704, allocations: 1.275 MB / 429.7 MB, free: 6.984 MB / 330.7 MB
Notification: Performance of sort global known variables: time 8.61e-07/0.8704, allocations: 0 / 429.7 MB, free: 6.984 MB / 330.7 MB
Notification: Performance of remove unused functions: time 0.001167/0.8716, allocations: 144 kB / 429.8 MB, free: 6.844 MB / 330.7 MB
Notification: Model statistics after passing the back-end for simulation:
 * Number of independent subsystems: 1
 * Number of states: 0 ()
 * Number of discrete variables: 33 ($whenCondition1,$whenCondition2,$whenCondition3,$whenCondition4,enable.y,data_0.y,reset.y,data_1.y,set.y,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.dLATSR.dataIn[1],dLATREGSRL.dLATSR.dataIn[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.next_assign_val[2])
 * Number of discrete states: 31 (enable.y,data_0.y,reset.y,data_1.y,set.y,dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.next_assign_val[2],dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,$whenCondition2,$whenCondition1,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,$whenCondition4,$whenCondition3,dLATREGSRL.delay.inertialDelaySensitive[1].x)
 * Top-level inputs: 0
Notification: Strong component statistics for simulation (12):
 * Single equations (assignments): 4
 * Array equations: 0
 * Algorithm blocks: 8
 * Record equations: 0
 * When equations: 0
 * If-equations: 0
 * Equation systems (linear and non-linear blocks): 0
 * Torn equation systems: 0
 * Mixed (continuous/discrete) equation systems: 0
Notification: Performance of Backend phase and start with SimCode phase: time 0.004685/0.8763, allocations: 1.917 MB / 431.7 MB, free: 4.898 MB / 330.7 MB
Notification: Performance of simCode: created initialization part: time 0.004289/0.8806, allocations: 1.877 MB / 433.6 MB, free: 2.926 MB / 330.7 MB
Notification: Performance of simCode: created event and clocks part: time 5.019e-06/0.8807, allocations: 0 / 433.6 MB, free: 2.926 MB / 330.7 MB
Notification: Performance of simCode: created simulation system equations: time 0.002731/0.8834, allocations: 1.409 MB / 435 MB, free: 1.418 MB / 330.7 MB
Notification: Performance of simCode: created of all other equations (e.g. parameter, nominal, assert, etc): time 0.002738/0.8862, allocations: 311.7 kB / 435.3 MB, free: 1.117 MB / 330.7 MB
Notification: Performance of simCode: created linear, non-linear and system jacobian parts: time 0.009425/0.8957, allocations: 2.729 MB / 438.1 MB, free: 14.34 MB / 346.7 MB
Notification: Performance of simCode: some other stuff during SimCode phase: time 0.002292/0.8981, allocations: 1.219 MB / 439.3 MB, free: 13.09 MB / 346.7 MB
Notification: Performance of simCode: alias equations: time 0.0002993/0.8984, allocations: 37.77 kB / 439.3 MB, free: 13.05 MB / 346.7 MB
Notification: Performance of simCode: all other stuff during SimCode phase: time 0.00034/0.8988, allocations: 139.4 kB / 439.5 MB, free: 12.92 MB / 346.7 MB
Notification: Performance of SimCode: time 1.553e-06/0.8988, allocations: 0 / 439.5 MB, free: 12.92 MB / 346.7 MB
Notification: Performance of buildModelFMU: Generate the FMI files: time 0.1932/1.092, allocations: 20.41 MB / 459.9 MB, free: 8.195 MB / 362.7 MB
Notification: Performance of buildModelFMU: configured platform dynamic using cached values: time 0.0003025/1.092, allocations: 142.6 kB / 460 MB, free: 8 MB / 362.7 MB
Notification: Performance of buildModelFMU: Generate platform dynamic: time 3.828/4.921, allocations: 0 / 460 MB, free: 8 MB / 362.7 MB
""

Variables in the reference:time,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y

Variables in the result:_D_whenCondition1,_D_whenCondition2,_D_whenCondition3,_D_whenCondition4,dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.dataIn[1],dLATREGSRL.dLATSR.dataIn[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.enable,dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.dLATSR.n,dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.next_assign_val[2],dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.reset,dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.set,dLATREGSRL.dLATSR.strength,dLATREGSRL.dataIn[1],dLATREGSRL.dataIn[2],dLATREGSRL.dataOut[1],dLATREGSRL.dataOut[2],dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].tHL,dLATREGSRL.delay.inertialDelaySensitive[1].tLH,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].y0,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].tHL,dLATREGSRL.delay.inertialDelaySensitive[2].tLH,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].y0,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,dLATREGSRL.delay.n,dLATREGSRL.delay.tHL,dLATREGSRL.delay.tLH,dLATREGSRL.delay.x[1],dLATREGSRL.delay.x[2],dLATREGSRL.delay.y[1],dLATREGSRL.delay.y[2],dLATREGSRL.enable,dLATREGSRL.n,dLATREGSRL.reset,dLATREGSRL.set,dLATREGSRL.strength,dLATREGSRL.tHL,dLATREGSRL.tLH,data_0.n,data_0.t[1],data_0.t[2],data_0.x[1],data_0.x[2],data_0.y,data_0.y0,data_1.n,data_1.t[1],data_1.t[2],data_1.x[1],data_1.x[2],data_1.y,data_1.y0,enable.n,enable.t[1],enable.t[2],enable.t[3],enable.x[1],enable.x[2],enable.x[3],enable.y,enable.y0,reset.n,reset.t[1],reset.t[2],reset.t[3],reset.t[4],reset.t[5],reset.x[1],reset.x[2],reset.x[3],reset.x[4],reset.x[5],reset.y,reset.y0,set.n,set.t[1],set.t[2],set.t[3],set.x[1],set.x[2],set.x[3],set.y,set.y0,time