Running: ./testmodel.py --libraries=/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/./OMCompiler/build/lib/omlibrary/ --ompython_omhome=/usr Modelica_3.2.2_Modelica.Electrical.Digital.Examples.DLATREGSRL.conf.json Using package ModelicaServices with version 3.2.2 (/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/OMCompiler/build/lib/omlibrary/ModelicaServices 3.2.2/package.mo) Using package Complex with version 3.2.2 (/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/OMCompiler/build/lib/omlibrary/Complex 3.2.2.mo) Using package Modelica with version 3.2.2 (/var/lib/jenkins/ws/OpenModelicaLibraryTestingWork/OpenModelica/OMCompiler/build/lib/omlibrary/Modelica 3.2.2/package.mo) Running command: "" <> buildModelFMU(Modelica.Electrical.Digital.Examples.DLATREGSRL,fileNamePrefix="Modelica_3_2_2_Modelica_Electrical_Digital_Examples_DLATREGSRL",fmuType="me",version="2.0",platforms={"static"}) Notification: Performance of loadModel(Modelica): time 1.945/1.945, allocations: 194.9 MB / 211.1 MB, free: 7.496 MB / 170.7 MB Notification: Performance of FrontEnd - loaded program: time 0.0003464/0.0003466, allocations: 8 kB / 264.1 MB, free: 2.426 MB / 218.7 MB Notification: Performance of FrontEnd - Absyn->SCode: time 0.2899/0.2903, allocations: 44.51 MB / 308.6 MB, free: 12.64 MB / 250.7 MB Notification: Performance of NFInst.instantiate(Modelica.Electrical.Digital.Examples.DLATREGSRL): time 0.002417/0.2928, allocations: 1.439 MB / 310 MB, free: 11.19 MB / 250.7 MB Notification: Performance of NFInst.instExpressions: time 0.003108/0.2959, allocations: 1.027 MB / 311 MB, free: 10.16 MB / 250.7 MB Notification: Performance of NFInst.updateImplicitVariability: time 8.171e-05/0.296, allocations: 3.938 kB / 311 MB, free: 10.15 MB / 250.7 MB Notification: Performance of NFTyping.typeComponents: time 0.0001465/0.2961, allocations: 27.78 kB / 311.1 MB, free: 10.12 MB / 250.7 MB Notification: Performance of NFTyping.typeBindings: time 0.0003632/0.2965, allocations: 171.7 kB / 311.2 MB, free: 9.957 MB / 250.7 MB Notification: Performance of NFTyping.typeClassSections: time 0.0003732/0.2969, allocations: 87.88 kB / 311.3 MB, free: 9.871 MB / 250.7 MB Notification: Performance of NFFlatten.flatten: time 0.0004955/0.2974, allocations: 299.5 kB / 311.6 MB, free: 9.578 MB / 250.7 MB Notification: Performance of NFFlatten.resolveConnections: time 0.0002376/0.2977, allocations: 92.84 kB / 311.7 MB, free: 9.484 MB / 250.7 MB Notification: Performance of NFEvalConstants.evaluate: time 0.001177/0.2989, allocations: 0.6433 MB / 312.3 MB, free: 8.84 MB / 250.7 MB Notification: Performance of NFSimplifyModel.simplify: time 0.0003619/0.2992, allocations: 207.5 kB / 312.5 MB, free: 8.637 MB / 250.7 MB Notification: Performance of NFPackage.collectConstants: time 0.0001296/0.2994, allocations: 12 kB / 312.6 MB, free: 8.625 MB / 250.7 MB Notification: Performance of NFFlatten.collectFunctions: time 0.0001407/0.2995, allocations: 15.94 kB / 312.6 MB, free: 8.609 MB / 250.7 MB Notification: Performance of NFScalarize.scalarize: time 0.0002953/0.2998, allocations: 247.2 kB / 312.8 MB, free: 8.367 MB / 250.7 MB Notification: Performance of NFVerifyModel.verify: time 0.0002411/0.3001, allocations: 205.1 kB / 313 MB, free: 8.16 MB / 250.7 MB Notification: Performance of NFConvertDAE.convert: time 0.001483/0.3016, allocations: 1.201 MB / 314.2 MB, free: 6.957 MB / 250.7 MB Notification: Performance of FrontEnd - DAE generated: time 2.474e-06/0.3016, allocations: 0 / 314.2 MB, free: 6.957 MB / 250.7 MB Notification: Performance of FrontEnd: time 1.883e-06/0.3016, allocations: 0 / 314.2 MB, free: 6.957 MB / 250.7 MB Notification: Performance of Transformations before backend: time 9.107e-06/0.3016, allocations: 0 / 314.2 MB, free: 6.957 MB / 250.7 MB Notification: Model statistics after passing the front-end and creating the data structures used by the back-end: * Number of equations: 43 * Number of variables: 43 Notification: Performance of Generate backend data structure: time 0.002217/0.3039, allocations: 1.496 MB / 315.7 MB, free: 5.355 MB / 250.7 MB Notification: Performance of prepare preOptimizeDAE: time 4.805e-05/0.3039, allocations: 12.03 kB / 315.7 MB, free: 5.344 MB / 250.7 MB Notification: Performance of preOpt introduceOutputAliases (simulation): time 0.0001383/0.3041, allocations: 54.55 kB / 315.8 MB, free: 5.281 MB / 250.7 MB Notification: Performance of preOpt normalInlineFunction (simulation): time 0.000248/0.3043, allocations: 134.5 kB / 315.9 MB, free: 5.148 MB / 250.7 MB Notification: Performance of preOpt evaluateParameters (simulation): time 0.0008908/0.3052, allocations: 0.5209 MB / 316.4 MB, free: 4.578 MB / 250.7 MB Notification: Performance of preOpt simplifyIfEquations (simulation): time 6.156e-05/0.3053, allocations: 24 kB / 316.4 MB, free: 4.555 MB / 250.7 MB Notification: Performance of preOpt expandDerOperator (simulation): time 0.0001587/0.3055, allocations: 31.98 kB / 316.5 MB, free: 4.523 MB / 250.7 MB Notification: Performance of preOpt clockPartitioning (simulation): time 0.001673/0.3072, allocations: 0.6221 MB / 317.1 MB, free: 3.895 MB / 250.7 MB Notification: Performance of preOpt findStateOrder (simulation): time 1.026e-05/0.3072, allocations: 3.938 kB / 317.1 MB, free: 3.891 MB / 250.7 MB Notification: Performance of preOpt replaceEdgeChange (simulation): time 9.598e-05/0.3073, allocations: 16 kB / 317.1 MB, free: 3.875 MB / 250.7 MB Notification: Performance of preOpt inlineArrayEqn (simulation): time 6.432e-06/0.3073, allocations: 0 / 317.1 MB, free: 3.875 MB / 250.7 MB Notification: Performance of preOpt removeEqualRHS (simulation): time 0.001225/0.3086, allocations: 487.6 kB / 317.6 MB, free: 3.398 MB / 250.7 MB Notification: Performance of preOpt removeSimpleEquations (simulation): time 0.002651/0.3112, allocations: 1.178 MB / 318.8 MB, free: 2.164 MB / 250.7 MB Notification: Performance of preOpt comSubExp (simulation): time 0.001457/0.3127, allocations: 0.7014 MB / 319.5 MB, free: 1.453 MB / 250.7 MB Notification: Performance of preOpt evalFunc (simulation): time 1.404e-05/0.3127, allocations: 7.938 kB / 319.5 MB, free: 1.445 MB / 250.7 MB Notification: Performance of preOpt encapsulateWhenConditions (simulation): time 0.001539/0.3143, allocations: 0.7485 MB / 320.2 MB, free: 0.6602 MB / 250.7 MB Notification: Performance of pre-optimization done (n=33): time 3.096e-06/0.3143, allocations: 0 / 320.2 MB, free: 0.6602 MB / 250.7 MB Notification: Performance of matching and sorting (n=33): time 0.004714/0.319, allocations: 2.151 MB / 322.4 MB, free: 14.39 MB / 266.7 MB Notification: Performance of inlineWhenForInitialization (initialization): time 0.0002932/0.3193, allocations: 329 kB / 322.7 MB, free: 14.01 MB / 266.7 MB Notification: Performance of selectInitializationVariablesDAE (initialization): time 0.004009/0.3234, allocations: 1.858 MB / 324.6 MB, free: 12.13 MB / 266.7 MB Notification: Performance of collectPreVariables (initialization): time 0.0001266/0.3235, allocations: 45.7 kB / 324.6 MB, free: 12.08 MB / 266.7 MB Notification: Performance of collectInitialEqns (initialization): time 0.0004035/0.3239, allocations: 246.4 kB / 324.8 MB, free: 11.84 MB / 266.7 MB Notification: Performance of collectInitialBindings (initialization): time 0.0001701/0.3241, allocations: 75.19 kB / 324.9 MB, free: 11.77 MB / 266.7 MB Notification: Performance of simplifyInitialFunctions (initialization): time 8.387e-05/0.3242, allocations: 19.94 kB / 324.9 MB, free: 11.75 MB / 266.7 MB Notification: Performance of setup shared object (initialization): time 0.0002477/0.3245, allocations: 382.7 kB / 325.3 MB, free: 11.36 MB / 266.7 MB Notification: Performance of preBalanceInitialSystem (initialization): time 0.001139/0.3256, allocations: 451.7 kB / 325.8 MB, free: 10.92 MB / 266.7 MB Notification: Performance of partitionIndependentBlocks (initialization): time 0.001159/0.3268, allocations: 490.3 kB / 326.2 MB, free: 10.43 MB / 266.7 MB Notification: Performance of analyzeInitialSystem (initialization): time 0.001087/0.3279, allocations: 0.5949 MB / 326.8 MB, free: 9.789 MB / 266.7 MB Notification: Performance of solveInitialSystemEqSystem (initialization): time 4.108e-06/0.3279, allocations: 0 / 326.8 MB, free: 9.789 MB / 266.7 MB Notification: Performance of matching and sorting (n=37) (initialization): time 0.003095/0.331, allocations: 1.373 MB / 328.2 MB, free: 8.359 MB / 266.7 MB Notification: Performance of prepare postOptimizeDAE: time 0.0003105/0.3314, allocations: 297.5 kB / 328.5 MB, free: 8.02 MB / 266.7 MB Notification: Performance of postOpt simplifyComplexFunction (initialization): time 7.625e-06/0.3314, allocations: 0 / 328.5 MB, free: 8.02 MB / 266.7 MB Notification: Performance of postOpt tearingSystem (initialization): time 2.075e-05/0.3314, allocations: 4 kB / 328.5 MB, free: 8.016 MB / 266.7 MB Notification: Performance of postOpt solveSimpleEquations (initialization): time 3.06e-05/0.3315, allocations: 0 / 328.5 MB, free: 8.016 MB / 266.7 MB Notification: Performance of postOpt calculateStrongComponentJacobians (initialization): time 1.088e-05/0.3315, allocations: 4 kB / 328.5 MB, free: 8.012 MB / 266.7 MB Notification: Performance of postOpt simplifyAllExpressions (initialization): time 0.0006471/0.3321, allocations: 47.94 kB / 328.5 MB, free: 7.965 MB / 266.7 MB Notification: Performance of postOpt collapseArrayExpressions (initialization): time 0.0002303/0.3324, allocations: 128.2 kB / 328.7 MB, free: 7.84 MB / 266.7 MB Notification: Model statistics after passing the back-end for initialization: * Number of independent subsystems: 3 * Number of states: 0 () * Number of discrete variables: 37 ($PRE.dLATREGSRL.delay.inertialDelaySensitive[2].y,$PRE.dLATREGSRL.delay.inertialDelaySensitive[1].y,$whenCondition1,$whenCondition2,$whenCondition3,$whenCondition4,enable.y,data_0.y,reset.y,data_1.y,set.y,$PRE.dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,$PRE.dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.dLATSR.dataIn[1],dLATREGSRL.dLATSR.dataIn[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.next_assign_val[2]) * Number of discrete states: 0 () * Number of clocked states: 0 () * Top-level inputs: 0 Notification: Strong component statistics for initialization (16): * Single equations (assignments): 8 * Array equations: 0 * Algorithm blocks: 8 * Record equations: 0 * When equations: 0 * If-equations: 0 * Equation systems (linear and non-linear blocks): 0 * Torn equation systems: 0 * Mixed (continuous/discrete) equation systems: 0 Notification: Performance of prepare postOptimizeDAE: time 0.00187/0.3343, allocations: 0.9997 MB / 329.7 MB, free: 6.781 MB / 266.7 MB Notification: Performance of postOpt lateInlineFunction (simulation): time 0.0002532/0.3345, allocations: 134.4 kB / 329.8 MB, free: 6.648 MB / 266.7 MB Notification: Performance of postOpt wrapFunctionCalls (simulation): time 0.0006031/0.3351, allocations: 251.9 kB / 330 MB, free: 6.402 MB / 266.7 MB Notification: Performance of postOpt inlineArrayEqn (simulation): time 4.248e-06/0.3352, allocations: 0 / 330 MB, free: 6.402 MB / 266.7 MB Notification: Performance of postOpt constantLinearSystem (simulation): time 5.981e-06/0.3352, allocations: 0 / 330 MB, free: 6.402 MB / 266.7 MB Notification: Performance of postOpt simplifysemiLinear (simulation): time 4.238e-06/0.3352, allocations: 4 kB / 330.1 MB, free: 6.398 MB / 266.7 MB Notification: Performance of postOpt removeSimpleEquations (simulation): time 0.005088/0.3403, allocations: 2.446 MB / 332.5 MB, free: 3.84 MB / 266.7 MB Notification: Performance of postOpt simplifyComplexFunction (simulation): time 4.959e-06/0.3403, allocations: 0 / 332.5 MB, free: 3.84 MB / 266.7 MB Notification: Performance of postOpt solveSimpleEquations (simulation): time 1.605e-05/0.3404, allocations: 0 / 332.5 MB, free: 3.84 MB / 266.7 MB Notification: Performance of postOpt tearingSystem (simulation): time 6.623e-06/0.3404, allocations: 0 / 332.5 MB, free: 3.84 MB / 266.7 MB Notification: Performance of postOpt inputDerivativesUsed (simulation): time 0.0001149/0.3405, allocations: 39.97 kB / 332.5 MB, free: 3.801 MB / 266.7 MB Notification: Performance of postOpt calculateStrongComponentJacobians (simulation): time 5.911e-06/0.3405, allocations: 0 / 332.5 MB, free: 3.801 MB / 266.7 MB Notification: Performance of postOpt calculateStateSetsJacobians (simulation): time 2.294e-06/0.3405, allocations: 3.938 kB / 332.5 MB, free: 3.797 MB / 266.7 MB Notification: Performance of postOpt symbolicJacobian (simulation): time 0.003652/0.3442, allocations: 1.67 MB / 334.2 MB, free: 2.059 MB / 266.7 MB Notification: Performance of postOpt removeConstants (simulation): time 0.00186/0.3461, allocations: 0.6746 MB / 334.9 MB, free: 1.363 MB / 266.7 MB Notification: Performance of postOpt simplifyTimeIndepFuncCalls (simulation): time 0.0003032/0.3464, allocations: 59.97 kB / 334.9 MB, free: 1.305 MB / 266.7 MB Notification: Performance of postOpt simplifyAllExpressions (simulation): time 0.0006676/0.3471, allocations: 47.86 kB / 335 MB, free: 1.258 MB / 266.7 MB Notification: Performance of postOpt findZeroCrossings (simulation): time 0.0009759/0.3481, allocations: 371.6 kB / 335.4 MB, free: 0.8945 MB / 266.7 MB Notification: Performance of postOpt collapseArrayExpressions (simulation): time 0.0002379/0.3483, allocations: 139.9 kB / 335.5 MB, free: 0.7578 MB / 266.7 MB Notification: Performance of sorting global known variables: time 0.003244/0.3516, allocations: 1.353 MB / 336.8 MB, free: 15.4 MB / 282.7 MB Notification: Performance of sort global known variables: time 7.32e-07/0.3516, allocations: 0 / 336.8 MB, free: 15.4 MB / 282.7 MB Notification: Performance of remove unused functions: time 0.0008484/0.3525, allocations: 144 kB / 337 MB, free: 15.26 MB / 282.7 MB Notification: Model statistics after passing the back-end for simulation: * Number of independent subsystems: 1 * Number of states: 0 () * Number of discrete variables: 33 ($whenCondition1,$whenCondition2,$whenCondition3,$whenCondition4,enable.y,data_0.y,reset.y,data_1.y,set.y,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.dLATSR.dataIn[1],dLATREGSRL.dLATSR.dataIn[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.next_assign_val[2]) * Number of discrete states: 31 (enable.y,data_0.y,reset.y,data_1.y,set.y,dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.next_assign_val[2],dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,$whenCondition2,$whenCondition1,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,$whenCondition4,$whenCondition3,dLATREGSRL.delay.inertialDelaySensitive[1].x) * Number of clocked states: 0 () * Top-level inputs: 0 Notification: Strong component statistics for simulation (12): * Single equations (assignments): 4 * Array equations: 0 * Algorithm blocks: 8 * Record equations: 0 * When equations: 0 * If-equations: 0 * Equation systems (linear and non-linear blocks): 0 * Torn equation systems: 0 * Mixed (continuous/discrete) equation systems: 0 Notification: Performance of Backend phase and start with SimCode phase: time 0.004219/0.3567, allocations: 2.304 MB / 339.3 MB, free: 12.88 MB / 282.7 MB Notification: Performance of simCode: created initialization part: time 0.003535/0.3603, allocations: 1.948 MB / 341.2 MB, free: 10.83 MB / 282.7 MB Notification: Performance of simCode: created event and clocks part: time 4.369e-06/0.3603, allocations: 0 / 341.2 MB, free: 10.83 MB / 282.7 MB Notification: Performance of simCode: created simulation system equations: time 0.002234/0.3626, allocations: 1.44 MB / 342.7 MB, free: 9.289 MB / 282.7 MB Notification: Performance of simCode: created of all other equations (e.g. parameter, nominal, assert, etc): time 0.00189/0.3645, allocations: 297.6 kB / 343 MB, free: 9 MB / 282.7 MB Notification: Performance of simCode: created linear, non-linear and system jacobian parts: time 0.02128/0.3858, allocations: 6.842 MB / 349.8 MB, free: 2.074 MB / 282.7 MB Notification: Performance of simCode: some other stuff during SimCode phase: time 0.002568/0.3884, allocations: 1.223 MB / 351 MB, free: 0.8203 MB / 282.7 MB Notification: Performance of simCode: alias equations: time 0.000312/0.3887, allocations: 37.5 kB / 351.1 MB, free: 0.7852 MB / 282.7 MB Notification: Performance of simCode: all other stuff during SimCode phase: time 0.0003471/0.3891, allocations: 139.4 kB / 351.2 MB, free: 0.6523 MB / 282.7 MB Notification: Performance of SimCode: time 1.263e-06/0.3891, allocations: 0 / 351.2 MB, free: 0.6523 MB / 282.7 MB Notification: Performance of buildModelFMU: Generate the FMI files: time 0.1342/0.5233, allocations: 20.47 MB / 371.7 MB, free: 11.85 MB / 314.7 MB Notification: Performance of buildModelFMU: configured platform static using cached values: time 0.0002923/0.5237, allocations: 181.4 kB / 371.8 MB, free: 11.6 MB / 314.7 MB Notification: Performance of buildModelFMU: Generate platform static: time 2.726/3.25, allocations: 0 / 371.8 MB, free: 11.6 MB / 314.7 MB "" Variables in the reference:time,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y Variables in the result:dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'-',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'0',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'1',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'H',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'L',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'U',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'W',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'X',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'-'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'0'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'1'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'H'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'L'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'U'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'W'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'X'],dLATREGSRL.dLATSR.ResetSetMap[Modelica.Electrical.Digital.Interfaces.Logic.'Z',Modelica.Electrical.Digital.Interfaces.Logic.'Z'],dLATREGSRL.dLATSR.dataIn[1],dLATREGSRL.dLATSR.dataIn[2],dLATREGSRL.dLATSR.dataOut[1],dLATREGSRL.dLATSR.dataOut[2],dLATREGSRL.dLATSR.enable,dLATREGSRL.dLATSR.enable_flag,dLATREGSRL.dLATSR.n,dLATREGSRL.dLATSR.next_assign_val[1],dLATREGSRL.dLATSR.next_assign_val[2],dLATREGSRL.dLATSR.nextstate[1],dLATREGSRL.dLATSR.nextstate[2],dLATREGSRL.dLATSR.reset,dLATREGSRL.dLATSR.reset_set_flag,dLATREGSRL.dLATSR.set,dLATREGSRL.dLATSR.strength,dLATREGSRL.dataIn[1],dLATREGSRL.dataIn[2],dLATREGSRL.dataOut[1],dLATREGSRL.dataOut[2],dLATREGSRL.delay.inertialDelaySensitive[1].delayTime,dLATREGSRL.delay.inertialDelaySensitive[1].lh,dLATREGSRL.delay.inertialDelaySensitive[1].tHL,dLATREGSRL.delay.inertialDelaySensitive[1].tLH,dLATREGSRL.delay.inertialDelaySensitive[1].t_next,dLATREGSRL.delay.inertialDelaySensitive[1].x,dLATREGSRL.delay.inertialDelaySensitive[1].y,dLATREGSRL.delay.inertialDelaySensitive[1].y0,dLATREGSRL.delay.inertialDelaySensitive[1].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[1].y_old,dLATREGSRL.delay.inertialDelaySensitive[2].delayTime,dLATREGSRL.delay.inertialDelaySensitive[2].lh,dLATREGSRL.delay.inertialDelaySensitive[2].tHL,dLATREGSRL.delay.inertialDelaySensitive[2].tLH,dLATREGSRL.delay.inertialDelaySensitive[2].t_next,dLATREGSRL.delay.inertialDelaySensitive[2].x,dLATREGSRL.delay.inertialDelaySensitive[2].y,dLATREGSRL.delay.inertialDelaySensitive[2].y0,dLATREGSRL.delay.inertialDelaySensitive[2].y_auxiliary,dLATREGSRL.delay.inertialDelaySensitive[2].y_old,dLATREGSRL.delay.n,dLATREGSRL.delay.tHL,dLATREGSRL.delay.tLH,dLATREGSRL.delay.x[1],dLATREGSRL.delay.x[2],dLATREGSRL.delay.y[1],dLATREGSRL.delay.y[2],dLATREGSRL.enable,dLATREGSRL.n,dLATREGSRL.reset,dLATREGSRL.set,dLATREGSRL.strength,dLATREGSRL.tHL,dLATREGSRL.tLH,data_0.n,data_0.t[1],data_0.t[2],data_0.x[1],data_0.x[2],data_0.y,data_0.y0,data_1.n,data_1.t[1],data_1.t[2],data_1.x[1],data_1.x[2],data_1.y,data_1.y0,enable.n,enable.t[1],enable.t[2],enable.t[3],enable.x[1],enable.x[2],enable.x[3],enable.y,enable.y0,reset.n,reset.t[1],reset.t[2],reset.t[3],reset.t[4],reset.t[5],reset.x[1],reset.x[2],reset.x[3],reset.x[4],reset.x[5],reset.y,reset.y0,set.n,set.t[1],set.t[2],set.t[3],set.x[1],set.x[2],set.x[3],set.y,set.y0,time